



FH5B BLOCK DIAGRAM

01




N12P-GE Power Up Sequence



N12P-GE Power up Sequence

tINVDD>0
tINV-IFPAB_IOVDD>0
tNV-FBVDDQ>0


Deep S4/S5 off-on Sequence



Deep S4/S5 Sequence

T1: S5_ON TO RSMRST# = 30ms (spec:mini 10ms)

MS15-UMA Power-ON Sequence



System Power Sequence

T1: S5_ON TO RSMRST# = 30ms (spec:mini 10ms)
T2: RSMRST# TO EC_PWRBTN# = 110ms (spec:mini 100ms)
T3: MAINON2 TO VRON = 110ms (spec:mini 99ms)
T4: VRON TO EC_PWROK = 10ms (HWPG NEED TO BE HIGH at that time)
T5: MAINON to MAINON2 = 500us
T6: EC_PWROK to UNCOREPWROK = 2ms(Min)
T7: SUS_STAT# to PLTRST# = 60us(Min)
T8: SYS_PWROK to SUS_STAT# = 1ms(Min)
T9: +VCC_CORE to IMVP_PWRGD = 5ms(Max)
T10: VRON to accept SVID command. = 5ms(Max)




Quanta Computer Inc.

PROJECT : FH5B




Frontpage

Size Document Number Rev 1A

Date: Friday, August 03, 2012 Sheet 2 of 34




Ivy Bridge Processor (CLK,MISC,JTAG)




eDP Hot-plug

CAD Note: Place PU resistor within 2 inches of CPU




Processor pull-up(CPU)




Ivy Bridge Processor (DDR3)


05




Ivy Bridge Processor (POWER)



Ivy Bridge Processor (GRAPHIC POWER)



Layout note: need routing together and ALERT need between CLK and DATA




VCCIO_SEL	
1	1.05V
0	0V

4.5A

Ivy Bridge Processor (GND)

Ivy Bridge Processor (RESERVED, CFG)



07



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.


	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG3 PEG Static x4 Lane	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training




Quanta Computer Inc.
PROJECT : FH5B

Size	Document Number	Rev
	Ivy Bridge 4/4	1A
Date:	Friday, August 03, 2012	Sheet 7 of 34


Panther Point (DMI,FDI,PM)




Panther Point (LVDS,DDI)




PCH Pull-high/low(CLG)



System PWR_OK(CLG)




DPWROK FOR DSW (Deep Sx Well)




```
DEEP S4/S5 well
On Die DSW VR Enable
```


High = Enable (Default)
Low = Disable




RESET JUMP (Near ROOM DOOR)




HDA Bus(CLG)



PCH JTAG Debug (CLG)




PCH SPI ROM(CLG)











Vender	Size	P/N
EON	4MB	AKE39FN0Q00 (EN25F32-100HIP)
Winbond	4MB	AKE391P0N00 (W25Q32BVSSIG)
Socket		DG008000031

PCH2 (CLG)



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting internal PD	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	 (10)									
GNT3# / GPIO55	Top-Block Swap Override internal PU	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up										
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1] internal PU	PWROK	<table border="1" data-bbox="1084 1120 1323 1150"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	 (10)
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0] internal PU	PWROK											
HDA_SDO	Flash Descriptor Security internal PD	RSMRST	0 = Default (weak pull-up 20K) 1 = Override	(11) (4)									
DF_TVS	DMI/FDI Termination voltage internal PD	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-up 20K)	 DF_TVS(11) H_SNB_VBTA									
GPIO28	On-die PLL Voltage Regulator internal PU	RSMRST#	0 = Disable 1 = Enable (Default)	 PLL_OOVR_EN									
HDA_SYNC	On-Die PLL VR Voltage Select internal PD	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	 AC2_SYNC_Q									
			Need check schematic										
GPIO15	Intel ME Crypto Transport Layer Security (TLS) cipher suite internal PD	RSMRST	0 = Intel ME TLS with no confidentiality 1 = Intel ME TLS with confidentiality	 PCH_GPIO15									

Default weak pull-up on GNT0/1#
[Need external pull-down for LPC BIOS]


```
GNT[3:0]# functionality is not available on Mobile.
Used as GPIO only.
```

Default weak pull-up on GNT0/1#
[Need external pull-down for LPC BIOS]


R8361 change to 1K ohm follow DGL1.0 and chklist 1.0
It needs to be connected to PROC_SELECT with a
1K±5% pull-up resistor to PCH VCCPNAND rail and a
4.7K±5% series resistor.

New Add in CPT EDS Rev1.0 at 0316
 , Needs to be pulled High for
 Huron River platform.


Panther Point-M (PCI,USB,NVRAM)




Panther Point-M (PCI-E,SMBUS,CLK)



PLTRST#(CLG)




PCI/USB OC# Pull-up(CLG)




MPC switch Control	
MPC_PWR_CTRL#	Low = MPC ON
MPC_PWR_CTRL#	High = MPC OFF (Default)


CLK_REQ/Strap Pin(CLG)



SMBus/Pull-up(CLG)



Panther Point (GPIO,VSS_NCTF,RSVD)




GPIO15

Intel ME Crypto Transport Layer
Security (TLS) cipher suite internal PD



0 = Intel ME TLS with no confidentiality

1 = Intel ME TLS with confidentiality




Muxed with STP_PCI#
If not used, 8.2-k Ω to 10-k Ω pull-up to +V3.3S.


GPIO Pull-up/Pull-down(CLG)




SATA[3:2]GP/GPIO[37:36] internal Pull-down 20K
SATA2GP/GPIO36 (FDI_OVRVLTG) & SATA3GP/GPIO37 (DMI_OVRVLTG)
Sampled at Rising edge of PWROK.
Weak internal pull-down. (weak internal pull-down is disabled after PLTRST# de-asserts)
NOTE: This signal should NOT be pulled high when strap is sampled




Panther POINT (POWER)




Panther Point-M (POWER)




VCCVRM: 1.8V (Desktop) 0.720 del for Pre-RS1
1.9V (Mobile)



IBEX PEAK-M (GND)





CPT_PPT_Rev_0p5





CPT_PPT_Rev_0p5

DDR_STD (DDR)






CAD Note: All VREF traces should have 10 mil trace width




	STD 4H	STD 8H
FOX		
LTK	DGMK4000004	DGMK4000097
SUY		
MLX	DGMK4000011	DGMK4000080
Standard 8H type:DDR-C-2013310-204p-1		

RST5138 SIDO

SD/SDHC CARD READER





SD/MS CONNDETOR





Share Pin

Share Pin	XD	MS	SD
SP1	XDR/B#	MS_CLK	SD_WP
SP2	XD_RE#	MS_INS#	
SP3	XD_CE#		SD_D1
SP4	XD_CLE	MS_D7	SD_D0
SP5	XD_ALE	MS_D3	SD_D7
SP6	XD_WE#		SD_CD#
SP7	XD_WP	MS_D6	SD_D6
SP8	XD_D0	MS_D2	SD_CLK
SP9	XD_D1	MS_D0	SD_D5
SP10	XD_D2		SD_CMD
SP11	XD_D3	MS_D4	SD_D4
SP12	XD_D4	MS_D1	SD_D3
SP13	XD_D5	MS_D5	SD_D2
SP14	XD_D6	MS_BS	







CRT CONN/DDC LEVEL SHIFT









PLACE PULL DOWN RESISTORS CLOSE TO DIFFERENTIAL PAIRS CONNECTED TO SOLID GROUND FLOOD WHICH IS CONTROLLED BY THE FET
AVOID STUBS TO ALL DIFFERENTIAL TRACES


INT-HDMI










S5 Charge






Keyboard(KBC)




For EMI Reserve Caps for debug




Decaupling Cap

F-02




Touch Pad

SMBUS CLICK PAD reserve



LED

HDD/ODD



CAPS LED




NUM LED



WLAN




Battery




Power Status




MIC




HP




SPKR



BEEP




VOLMUTE




Codec ALC269-VC

23




EC_ITE8518





Layout Note:
32.768kHz clock lines:



- If possible, please avoid using any through-hole.
- Please make the trace length short, and the trace width wide enough.
- The spacing to the closest neighbor should be wide enough.




24




NEW CARD



PW BOARD CON




CPU FAN CTRL






Quanta Computer Inc.

PROJECT : FH5B


Size	Document Number	Rev
	FAN/SW/NEWCARD	1A
Date:	Friday, August 03, 2012	Sheet 25 of 34








c-test ADD PC172,PC173,PC174,PC175





Quanta Computer Inc.


PROJECT : FH5B

Size	Document Number	Rev
	PCH&VTT (TPS51219)	1A
Date:	Friday, August 03, 2012	Sheet 30 of 34


+0.75V_DDR_VTT
0.75 Volt +/- 5%
TDC : 0.75A
PEAK : 1A
Width : 40mil

+SMDDR_VREF
0.75 Volt +/- 5%
TDC : 0.015A
PEAK : 0.02A
Width : 10mil

1.5V_S3
1.5 Volt +/- 5%
TDC : 10.36A
PEAK : 13.81A
OCP : 15A
Width : 550mil








VID0	VID1	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V




Quanta Computer Inc.

PROJECT : FH5B

Size	Document Number	Rev
	VCCSA(TPS51461)/+1.8V(HPA00835)	1A
Date:	Friday, August 03, 2012	Sheet 32 of 34



Model FH5B MB	REV	CHANGE LIST			
	B	The update dtae:5/8 JS8,JS5 ,JS12,JS4,JS15,JS9 ,JS11 change to 0805 short pad JS6,JS7,JS10change to Jump short pad Delete JS12,JS13 short pad Add PC183,PC184,PC185,PC186 390uF OSCON at VCC core add P08 VIN pin 1,2,16 net name 835_VIN			
	F	F-01:Add Decapling Cap C291,C1299 1uf -Page 08 F-02:Add Decapling Cap C1300,1301,1302 -page22 F-03:Add 1.5V power rail for mSATA -page 21			
C					

 Quanta Computer Inc. PROJECT : FH5B	DOC NO.	PROJECT MODEL :	FH5B	APPROVED BY:		DATE:	2012/05/10
	Change list	PART NUMBER:		DRAWING BY:		REVISION:	1A